## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89640 Series

## MB89643/645/646/647/P647/PV640

## ■ DESCRIPTION

The MB89640 series has been developed as a general-purpose version of the $\mathrm{F}^{2} \mathrm{MC}^{*}-8 \mathrm{~L}$ family consisting of proprietary 8 -bit, single-chip microcontrollers.
In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, timers, a PWM timer, serial interface, an A/D converter, a D/A converter, an external interrupt, and a watch prescaler.
*: F²MC stands for FUJITSU Flexible Microcontroller.
■ FEATURES

- $F^{2}$ MC-8L family CPU core
Instruction set optimized for controllers $\left\{\begin{array}{l}\text { Multiplication and division instructions } \\ \text { 16-bit arithmetic operations } \\ \text { Test and branch instructions } \\ \text { Bit manipulation instructions, etc. }\end{array}\right.$
(Continued)


## PACKAGE



## MB89640 Series

## (Continued)

- Six types of timers

8-bit PWM timer: 2 channels (also usable reload timer)
8 -bit pulse width counter (continuous measurement capable and applicable to remote control)
16-bit timer/counter
21-bit time-base counter
15-bit watch prescaler

- Two 8-bit serial I/O

Swichable transfer direction allows communication with various equipment.

- 8-bit A/D converter: 8 channels

Sense mode function enabling comparison at 12 instructions
Activation by external input capable

- External interrupt 1, external interrupt 2: 9 channels
- 8-bit D/A converter: 2 channels 8-bit R-2R type
- Low-power consumption modes (stop mode, sleep mode, watch mode, subclock mode)
- Bus interface functions Including hold and ready functions

PRODUCT LINEUP

| Part number <br> Parameter | MB89643 | MB89645 | MB89646 | MB89647 | MB89P647 | MB89PV640 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Classification | Mass production products (mask ROM products) |  |  |  | One-time PROM product | Piggyback evaluation product for evaluation and development |
| ROM size | $8 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (internalmask ROM) | $\begin{aligned} & 24 \mathrm{~K} \times 8 \text { bits } \\ & \text { (internalmask } \\ & \text { ROM) } \end{aligned}$ | $32 K \times 8$ bits (internalmask ROM) | $32 \mathrm{~K} \times 8$ bits (internal PROM, programming with general-purpose programmer) | $32 \mathrm{~K} \times 8$ bits (external ROM) |
| RAM size | $256 \times 8$ bits | $512 \times 8$ bits | $768 \times 8$ bits | $1 \mathrm{~K} \times 8$ bits |  |  |
| CPU functions | Number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: $0.4 \mu \mathrm{~s} / 10 \mathrm{MHz}$ to $6.4 \mu \mathrm{~s} / 10 \mathrm{MHz}$, <br>  or $61.0 \mu \mathrm{~s} / 32.768 \mathrm{kHz}$ <br> Interrupt processing time: $3.6 \mu \mathrm{~s} / 10 \mathrm{MHz}$ to $57.6 \mu \mathrm{~s} / 10 \mathrm{MHz}$, <br>  or $562.5 \mu \mathrm{~s} / 32.768 \mathrm{kHz}$ |  |  |  |  |  |
| Ports | Input ports (CMOS): 9 (All also serve as a external interrupt.) <br> Output ports (CMOS): 8 (All also serve as a bus control.) <br> I/O ports (CMOS): 24 (8 ports also serve as peripherals, <br>  16 ports also serve as a bus control.) <br> I/O ports (N-ch open-drain): 8 (All also serve as peripherals.) <br> Output ports (N-ch open-drain): 16 (8 ports also serve as peripherals.) <br> Total: 65 |  |  |  |  |  |
| Clock timer | 21 bits $\times 1$ (in main clock mode), 15 bits $\times 1$ (at 32.768 kHz ) |  |  |  |  |  |
| 8-bit PWM timer | 8-bit reload timer operation $\times 2$ channels 7/8-bit resolution PWM operation $\times 2$ channels 8 -bit PPG operation $\times 1$ channel |  |  |  |  |  |
| 8-bit pulse width counter | 8 -bit timer operation (overflow output capable) <br> 8 -bit reload timer operation (toggled output capable) <br> 8 -bit pulse width measurement operation <br> (Continuous measurement capable, measurement of " H " width/"L" width/from $\uparrow$ to $\downarrow$ /from $\downarrow$ to $\uparrow$ capable) |  |  |  |  |  |
| 16-bit timer/ counter | 16-bit timer operation 16-bit event counter operation |  |  |  |  |  |
| 8-bit serial I/O | 8 bits $\times 2$ channelsLSB first/MSB first selectabilityOne clock selectable from four transfer clocks(one external shift clock, three internal shift clocks: $0.8 \mu \mathrm{~s}, 3.2 \mu \mathrm{~s}, 12.8 \mu \mathrm{~s}$ ) |  |  |  |  |  |
| 8-bit A/D converter | 8 -bit resolution $\times 8$ channels <br> A/D conversion mode (conversion time: 44 instructions) <br> Sense mode (conversion time: 12 instructions) <br> Continuous activation by an external activation or an internal timer capable Reference voltage input |  |  |  |  |  |

(Continued)

## MB89640 Series

(Continued)

| Part number | MB89643 | MB89645 | MB89646 | MB89647 | MB89P647 |
| :--- | :---: | :---: | :---: | :---: | :---: | MB89PV640

*1: Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")
PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89643 <br> MB89645 <br> MB89646 <br> MB89647 <br> MB89P647 | MB89PV640 |
| :---: | :---: | :---: |
| FPT-80P-M11 | $\bigcirc$ | $\times$ |
| FPT-80P-M06 | $\bigcirc$ | $\times$ |
| MQP-80C-P01 | $\times$ | $\bigcirc$ |

$O$ : Available $\quad \times$ : Not available
Note: For more information about each package, see section "■ External Dimensions."

## MB89640 Series

## ■ DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89643 register banks 16 to 32 cannot be used.
- On the MB89P647, the program area starts from address 8007н but on the MB89PV640 and MB89647 starts from 8000н.
(On the MB89P647, addresses 8000 н to 8006 н comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV640 and MB89647, addresses 8000 H to 8006 H could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P647.)
- The stack area, etc., is set at the upper limit of the RAM.
- The external areas are used.


## 2. Current Consumption

- In the case of the MB89PV640, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.
- However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")


## 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.
Before using options check section "■ Mask Options."
Take particular care on the following points:

- A pull-up resistor cannot be set for P40 to P47 and P50 to P57 on the MB89P647.
- For all products, P60 to P67 are available for no pull-up resistor when an A/D converter is used.
- For all products, P50 to P57 are available for no pull-up resistor when a D/A converter is used.
- Options are fixed on the MB89PV640.


## MB89640 Series

## PIN ASSIGNMENT

(Top view)

(FPT-80P-M11)
(Top view)

(FPT-80P-M06)
(MQP-80C-P01)

- Pin assignment on package top (MB89PV640 only)

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 81 | N.C. | 89 | A2 | 97 | N.C. | 105 | $\overline{\mathrm{OE}}$ |
| 82 | VPP | 90 | A1 | 98 | O4 | 106 | N.C. |
| 83 | A12 | 91 | A0 | 99 | O5 | 107 | A11 |
| 84 | A7 | 92 | N.C. | 100 | O6 | 108 | A9 |
| 85 | A6 | 93 | O1 | 101 | O7 | 109 | A8 |
| 86 | A5 | 94 | O2 | 102 | O8 | 110 | A13 |
| 87 | A4 | 95 | O3 | 103 | $\overline{\text { CE }}$ | 111 | A14 |
| 88 | A3 | 96 | Vss | 104 | A10 | 112 | Vcc |

N.C.: Internally connected. Do not use.

## MB89640 Series

## PIN DESCRIPTION

| Pin no. |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| QFP* ${ }^{1}$ | $\begin{gathered} \text { QFP'2 }^{2} \\ \text { MQFP }^{3} \end{gathered}$ |  |  |  |
| 11 | 13 | X0 | A | Main clock crystal oscillator pins (Max. 10 MHz ) |
| 12 | 14 | X1 |  |  |
| 9 | 11 | MOD0 | C | Operating mode selection pins Connect directly to Vcc or $\mathrm{V}_{\mathrm{ss}}$. |
| 10 | 12 | MOD1 |  |  |
| 14 | 16 | $\overline{\mathrm{RST}}$ | D | Reset I/O pin <br> This pin is an N-ch open-drain output type with pull-up resistor, and a hysteresis input type. " L " is output from this pin by an internal reset source. The internal circuit is initialized by the input of " L ". |
| 38 to 31 | 40 to 33 | $\begin{aligned} & \text { P00/AD0 to } \\ & \text { P07/AD7 } \end{aligned}$ | E | General-purpose I/O ports <br> Also serve as multiplex pins of lower address output and data I/O. |
| 30 to 23 | 32 to 25 | $\begin{aligned} & \text { P10/A08 to } \\ & \text { P17/A15 } \end{aligned}$ | E | General-purpose I/O ports Also serve as an upper address output. |
| $\begin{aligned} & 22, \\ & 21, \\ & 18, \\ & 15 \end{aligned}$ | $\begin{aligned} & 24, \\ & 23, \\ & 20, \\ & 17 \end{aligned}$ | $\begin{aligned} & \text { P20/BUFC, } \\ & \text { P21/HAKK, } \\ & \text { P24/CLK, } \\ & \text { P27/ALE } \end{aligned}$ | G | General-purpose output-only ports Also serve as a bus control signal output. |
| $\begin{aligned} & 20, \\ & 19 \end{aligned}$ | $\begin{aligned} & 22, \\ & 21, \end{aligned}$ | $\begin{aligned} & \text { P22/HRQ, } \\ & \text { P23/RDY } \end{aligned}$ | E | General-purpose output-only ports Also serve as a bus control signal input. |
| $\begin{aligned} & 17, \\ & 16 \end{aligned}$ | $\begin{aligned} & 19, \\ & 18 \end{aligned}$ | $\begin{aligned} & \mathrm{P} 25 / \overline{\mathrm{WR}}, \\ & \mathrm{P} 26 / \overline{\mathrm{RD}} \end{aligned}$ | E | General-purpose output-only ports Also serve as a bus control signal output. |
| 46 | 48 | P30/ADST | F | General-purpose I/O port <br> Also serves as an A/D converter external activation. This port is a hysteresis input type. |
| 45 | 47 | P31/SCK1 | F | General-purpose I/O port <br> Also serves as the clock I/O for the serial I/O 1. This port is a hysteresis input type. |
| $\begin{aligned} & 44, \\ & 43 \end{aligned}$ | $\begin{aligned} & 46, \\ & 45 \end{aligned}$ | $\begin{aligned} & \text { P32/SO1, } \\ & \text { P33/SI1 } \end{aligned}$ | F | General-purpose I/O ports Also serve as the data output for the serial I/O 1. These ports are a hysteresis input type. |
| 42 | 44 | P34/EC | F | General-purpose I/O port <br> Also serves as the external clock input for the 16-bit timer/ counter. This port is a hysteresis input type. |

*1: FPT-80P-M11
(Continued)
*2: FPT-80P-M06
*3: MQP-80C-P01
(Continued)

| Pin no. |  | Pin name | $\begin{gathered} \text { Circuit } \\ \text { type } \end{gathered}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| QFP* ${ }^{1}$ | QFP* MQFP |  |  |  |
| 41 | 43 | P35/PWC | F | General-purpose I/O port <br> Also serves as the measured pulse input for the 8 -bit pulse width counter. This port is a hysteresis input type. |
| 40 | 42 | P36/WTO | F | General-purpose I/O port <br> Also serves as the toggle output for the 8 -bit pulse width counter. This port is a hysteresis input type. |
| 39 | 41 | P37/PTO1 | F | General-purpose I/O port <br> Also serves as the toggle output for the 1 -channel PWM timer. |
| $\begin{aligned} & 55,54, \\ & 52 \text { to } 47 \end{aligned}$ | $\begin{gathered} 57,56 \\ 54 \text { to } 49 \end{gathered}$ | P40 to P47 | L | N -ch medium-voltage open-drain output-only ports |
| 64 | 66 | P50/DA1 | K | N-ch open-drain I/O port Also serves as a D/A channel 1 output. This port is a hysteresis input type. |
| 63 | 65 | P51/DA2 | K | N-ch open-drain I/O port Also serves as a D/A channel 2 output. This port is a hysteresis input type. |
| 62 | 64 | P52/PWM | H | N-ch open-drain I/O port <br> Also serves as the PWM output by the two PWM timers. <br> This port is a hysteresis input type. |
| 61 | 63 | P53/PTO2 | H | N-ch open-drain I/O port <br> Also serves as the toggle output for the 2-channel PWM timer. This port is a hysteresis input type. |
| 60 | 62 | P54/BZ | H | N-ch open-drain I/O port <br> Also serves as a buzzer output. This port is a hysteresis input type. |
| 59 | 61 | P55/SCK2 | H | N-ch open-drain I/O port <br> Also serves as the clock I/O for the serial I/O 2. This port is a hysteresis input type. |
| 58 | 60 | P56/SO2 | H | N-ch open-drain I/O port <br> Also serves as the data output for the serial I/O 2. This port is a hysteresis input type. |
| 57 | 59 | P57/SI2 | H | N-ch open-drain I/O port <br> Also serves as the data input for the serial I/O 2. This port is a hysteresis input type. |
| 77 to 70 | 79 to 72 | P60/ANO to P67/AN7 | 1 | N -ch open-drain output-only ports <br> Also serve as the analog input for the A/D converter. <br> These ports are a hysteresis input type. |
| $\begin{gathered} 2,1, \\ 80 \text { to } 78 \end{gathered}$ | 4 to 1,80 | $\begin{aligned} & \text { P70/LIO to } \\ & \text { P74/LI4 } \end{aligned}$ | J | Input-only ports <br> Also serve as external interrupt 1 input. These ports are a hysteresis input type. |

*1: FPT-80P-M11
*2: FPT-80P-M06
*3: MQP-80C-P01

## MB89640 Series

(Continued)

| Pin no. |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| QFP*1 | $\begin{aligned} & \text { QFP' }{ }^{2} \\ & \text { MQFP } \end{aligned}$ |  |  |  |
| 7 | 9 | X0A | B | Subclock oscillator pins ( 32.768 kHz ) |
| 8 | 10 | X1A |  |  |
| 53 | 55 | Vcc | - | Power supply pin |
| 13,56 | 15, 58 | Vss | - | Power supply (GND) pin |
| 66 | 68 | AV ${ }_{\text {cc }}$ | - | A/D converter power supply pin Use this pin at the same voltage as Vcc. |
| 67, 68 | 69, 70 | AVRH, AVRL | - | A/D converter reference voltage input pins |
| 65 | 67 | DAVC | - | D/A converter power supply pin Use this pin at the same voltage as Vcc. |
| 69 | 71 | AVss | - | Analog circuit power supply pin Use this pin at the same voltage as Vss. |
| 3 to 6 | 5 to 8 | P83/INT3 to P80/INT0 | J | Input-only ports <br> Also serve as an external interrupt 2 input. These ports are a hysteresis input type. |

*1: FPT-80P-M11
*2: FPT-80P-M06
*3: MQP-80C-P01

## - External EPROM pins (MB89PV640 only)

| Pin no. | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: |
| 82 | VPp | 0 | " H " level output pin |
| 83 84 85 86 87 88 89 90 91 | A12 <br> A7 <br> A6 <br> A5 <br> A4 <br> A3 <br> A2 <br> A1 <br> A0 | 0 | Address output pins |
| $\begin{aligned} & 93 \\ & 94 \\ & 95 \end{aligned}$ | $\begin{aligned} & \mathrm{O} 1 \\ & \mathrm{O} 2 \\ & \mathrm{O} 3 \end{aligned}$ | 1 | Data input pins |
| 96 | Vss | 0 | Power supply (GND) pin |
| $\begin{gathered} 98 \\ 99 \\ 100 \\ 101 \\ 102 \end{gathered}$ | $\begin{aligned} & \text { O4 } \\ & \text { O5 } \\ & \text { O6 } \\ & \text { O7 } \\ & \text { O8 } \end{aligned}$ | I | Data input pins |
| 103 | $\overline{C E}$ | O | ROM chip enable pin Outputs "H" during standby. |
| 104 | A10 | 0 | Address output pin |
| 105 | $\overline{\mathrm{OE}}$ | O | ROM output enable pin Outputs "L" at all times. |
| $\begin{aligned} & 107 \\ & 108 \\ & 109 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { A11 } \\ \text { A9 } \\ \text { A8 } \\ \hline \end{array}$ | O | Address output pins |
| 110 | A13 | 0 |  |
| 111 | A14 | 0 |  |
| 112 | Vcc | O | EPROM power supply pin |
| $\begin{gathered} 81 \\ 92 \\ 97 \\ 106 \end{gathered}$ | N.C. | - | Internally connected pins Be sure to leave them open. |

## MB89640 Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | Main clock <br> - At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5.0 \mathrm{~V}$ |
| B |  | Subclock <br> - At an oscillation feedback resistor of approximately 4.5 M $\Omega / 5.0 \mathrm{~V}$ |
| C | $\square \gg$ |  |
| D |  | - At an output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Hysteresis input |
| E |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor optional |

(Continued)

## MB89640 Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS output <br> - Hysteresis input <br> - Pull-up resistor optional |
| G |  | - CMOS output <br> - Pull-up resistor optional |
| H |  | - N-ch open-drain output <br> - Hysteresis input <br> - Pull-up resistor optional |
| 1 |  | - N -ch open-drain output <br> - Analog input <br> - Pull-up resistor optional |
| J |  | - Hysteresis input <br> - Pull-up resistor optional |

(Continued)

## MB89640 Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| K |  | - N-ch open-drain output <br> - Hysteresis input <br> - Analog output <br> - Pull-up resistor optional |
| L |  | - N-ch open-drain output <br> - Medium voltage <br> - Pull-up resistor optional |

## MB89640 Series

## ■ HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than $\mathrm{V}_{\mathrm{cc}}$ or lower than $\mathrm{V}_{\text {ss }}$ is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between $\mathrm{V}_{\mathrm{cc}}$ and V ss.
When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.
Also, take care to prevent the analog power supply ( $\mathrm{AV}_{c c}$ and $A V R H$ ) and analog input from exceeding the digital power supply ( V cc) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AV cc $=\mathrm{DAVC}=\mathrm{Vcc}$ and $\mathrm{AVss}=\mathrm{AVRH}=\mathrm{V} s \mathrm{ss}^{0}$ even if the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters are not in use .

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although $V_{c c}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V cc ripple fluctuations (P-P value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

## MB89640 Series

## PROGRAMMING TO THE EPROM ON THE MB89P647

The MB89P647 is an OTPROM version of the MB89640 series.

## 1. Features

- 32-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in each mode such as 32-Kbyte PROM, option area is diagrammed below.


## - Precautions

(1) The program area of the MB89P647 is 7 bytes smaller than that of the MB89PV640 and MB89647 to provide an option area. Note this point during program development.
(2) During normal operation, the option data is read when the option area is read from the CPU.

## 3. Programming to the EPROM

In EPROM mode, the MB89P647 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

## - Programming procedure

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 0007 to 7 FFFH (note that addresses 8007 н to FFFFH while operating as internal ROM mode assign to 0007н to 7FFFH in EPROM mode).
Load option data into addresses 0000 н to 0006 н of the EPROM programmer. (For information about each corresponding option, see "7. Setting OTPROM Options.")
(3) Program with the EPROM programmer.

## MB89640 Series

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## 6. EPROM Programmer Socket Adapter

| Package | Compatible socket adapter |
| :---: | :--- |
| FPT-80P-M06 | ROM-80QF-28DP-8L2 |
| FPT-80P-M11 | ROM-80QF2-28DP-8L |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760
Note: Depending on the EPROM programmer, inserting a capacitor of about $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\text {PP }}$ and $\mathrm{V}_{\text {ss }}$ or $\mathrm{V}_{\mathrm{cc}}$ and Vss can stabilize programming operations.

## MB89640 Series

## 7. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- OTPROM option bit map

|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vacancy | Vacancy | Vacancy | Single/dual- | Reset pin | Power-on | Oscillation stabilization time |  |
| 0000н | Readable and writable | Readable and writable | Readable and writable | 1: Dual clock <br> 2: Single clock | output <br> 1: Yes <br> 2: No | $\begin{aligned} & \text { reset } \\ & \text { 1: Yes } \\ & \text { 2: No } \end{aligned}$ | $\begin{aligned} & 00: 2^{4 /} F_{C H} \\ & 01: 2^{17} / F_{C H} \end{aligned}$ | $\begin{aligned} & 10: 2^{14 /} \mathrm{F}_{\mathrm{cH}} \\ & 11: 2^{18} / \mathrm{F}_{\mathrm{ch}} \end{aligned}$ |
| 0001н | $\begin{aligned} & \text { P07 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P06 <br> Pull-up <br> 1: No <br> 0: Yes | P05 <br> Pull-up <br> 1: No <br> 0: Yes | P04 Pull-up 1: No 0: Yes | $\begin{aligned} & \text { P03 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P02 <br> Pull-up <br> 1: No <br> 0 : Yes | P01 <br> Pull-up <br> 1: No <br> 0: Yes | P00 <br> Pull-up <br> 1: No <br> 0 : Yes |
| 0002н | P17 <br> Pull-up <br> 1: No <br> 0: Yes | P16 <br> Pull-up <br> 1: No <br> 0: Yes | P15 <br> Pull-up <br> 1: No <br> 0 : Yes | P14 <br> Pull-up <br> 1: No <br> 0: Yes | P13 <br> Pull-up <br> 1: No <br> 0: Yes | P12 <br> Pull-up <br> 1: No <br> 0: Yes | P11 <br> Pull-up <br> 1: No <br> 0: Yes | P10 Pull-up <br> 1: No 0: Yes |
| 0003н | P37 <br> Pull-up <br> 1: No <br> 0: Yes | P36 Pull-up 1: No 0: Yes | P35 <br> Pull-up <br> 1: No <br> 0: Yes | P34 <br> Pull-up <br> 1: No <br> 0: Yes | P33 <br> Pull-up <br> 1: No <br> 0: Yes | P32 <br> Pull-up <br> 1: No <br> 0: Yes | P31 <br> Pull-up <br> 1: No <br> 0: Yes | P30 Pull-up 1: No 0: Yes |
| 0004н | P67 <br> Pull-up <br> 1: No <br> 0: Yes | P66 <br> Pull-up <br> 1: No <br> 0: Yes | P65 <br> Pull-up <br> 1: No <br> 0: Yes | P64 <br> Pull-up <br> 1: No <br> 0: Yes | $\begin{aligned} & \text { P63 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P62 <br> Pull-up <br> 1: No <br> 0: Yes | P61 <br> Pull-up <br> 1: No <br> 0: Yes | P60 <br> Pull-up <br> 1: No <br> 0: Yes |
| 0005н | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | P74 <br> Pull-up <br> 1: No <br> 0: Yes | P73 <br> Pull-up <br> 1: No <br> 0: Yes | P72 <br> Pull-up <br> 1: No <br> 0: Yes | P71 <br> Pull-up <br> 1: No <br> 0: Yes | P70 <br> Pull-up <br> 1: No <br> 0: Yes |
| 0006н | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | P83 <br> Pull-up <br> 1: No <br> 0: Yes | P82 <br> Pull-up <br> 1: No <br> 0: Yes | P81 <br> Pull-up <br> 1: No <br> 0 : Yes | P80 <br> Pull-up <br> 1: No <br> 0: Yes |

Notes: - Set each bit to 1 to erase.

- Do not write 0 to the vacant bit.

The read value of the vacant bit is 1 , unless 0 is written to it.

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV

## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Adapter socket part number |
| :---: | :---: |
| LCC-32 (Rectangle) | ROM-32LC-28DP-YG |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

## 3. Memory Space

Memory space in each mode, such as 32 -Kbyte PROM is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 0007н to 7FFFн.
(3) Program to 0000 to 7 FFFF with the EPROM programmer.

## MB89640 Series

## BLOCK DIAGRAM



## MB89640 Series

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89640 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89640 series is structured as illustrated below.

## Memory Space



Note: Since addresses 8000н to 8006н for the MB89P647 comprise an option area, do not use this area for the MB89PV640 and MB89647.

## MB89640 Series

## 2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions
Accumulator (A):
A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification
Extra pointer (EP):
A 16-bit pointer for indicating a memory address
Stack pointer (SP):
A 16-bit register for indicating a stack area
Program status (PS): A 16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## Structure of the Program Status Register



## MB89640 Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
I-flag: Interrupt is allowed when this flag is set to 1 . Interrupt is prohibited when the flag is set to 0 . Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Low $=$ no interrupt |

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0 .
Z-flag: Set when an arithmetic operation results in 0 . Cleared otherwise.
V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89640 Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit register for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 16 banks can be used on the MB89643 and a total of 32 banks can be used on the MB89645/646/647/P647/PV640. The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.

## Register Bank Configuration



## MB89640 Series

## I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04 | (R/W) | PDR2 | Port 2 data register |
| 05 н | (W) | BCTR | External bus control register |
| 06 |  |  | Vacancy |
| 07\% | (R/W) | SYCC | System clock control register |
| 08н | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| ОАн | (R/W) | TBCR | Time-base timer control register |
| OBH | (R/W) | WPCR | Watch prescaler control register |
| $0 \mathrm{CH}_{\mathrm{H}}$ | (R/W) | PDR3 | Port 3 data register |
| 0D | (W) | DDR3 | Port 3 data direction register |
| ОЕн | (R/W) | PDR4 | Port 4 data register |
| $\mathrm{OFH}_{\mathrm{H}}$ | (R/W) | BUZR | Buzzer register |
| 10H | (R/W) | PDR5 | Port 5 data register |
| 11н | (R/W) | PDR6 | Port 6 data register |
| 12н | (R) | PDR7 | Port 7 data register |
| 13н | (R) | PDR8 | Port 8 data register |
| 14 H |  |  | Vacancy |
| 15 H |  |  | Vacancy |
| 16н |  |  | Vacancy |
| 17\% |  |  | Vacancy |
| 18н | (R/W) | TMCR | 16-bit timer control register |
| 19н | (R/W) | TCHR | 16-bit timer count register (H) |
| $1 \mathrm{AH}^{\text {H}}$ | (R/W) | TCLR | 16-bit timer count register (L) |
| 1BH |  |  | Vacancy |
| 1 CH | (R/W) | SMR1 | Serial 1 mode register |
| 1D ${ }_{\text {H }}$ | (R/W) | SDR1 | Serial 1 data register |
| $1 \mathrm{E}_{\text {н }}$ | (R/W) | SMR2 | Serial 2 mode register |
| 1 FH | (R/W) | SDR2 | Serial 2 data register |

(Continued)

## MB89640 Series

(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 20H | (R/W) | ADC1 | A/D converter control register 1 |
| 21н | (R/W) | ADC2 | A/D converter control register 2 |
| 22н | (R/W) | ADCD | A/D converter data register |
| 23- |  |  | Vacancy |
| 24 | (R/W) | DACR | D/A converter control register |
| 25 н | (W) | DADR1 | D/A converter data register 1 |
| 26н | (W) | DADR2 | D/A converter data register 2 |
| 27 |  |  | Vacancy |
| 28н | (R/W) | CNTR1 | PWM timer control register 1 |
| 29н | (R/W) | CNTR2 | PWM timer control register 2 |
| 2 2н $^{\text {¢ }}$ | (R/W) | CNTR3 | PWM timer control register 3 |
| 2 BH | (W) | COMR1 | PWM timer compare register 1 |
| $2 \mathrm{CH}_{+}$ | (W) | COMR2 | PWM timer compare register 2 |
| 2D | (R/W) | PCR1 | PWC pulse width control register 1 |
| $2 \mathrm{E}_{\text {н }}$ | (R/W) | PCR2 | PWC pulse width control register 2 |
| $2 \mathrm{~F}_{\mathrm{H}}$ | (R/W) | RLBR | PWC reload buffer register |
| 30н |  |  | Vacancy |
| 31н | (R/W) | EIC1 | External interrupt 1 control register 1 |
| 32н | (R/W) | EIC2 | External interrupt 1 control register 2 |
| 33н | (R/W) | EIE2 | External interrupt 2 enable register |
| 34 | (R/W) | EIF2 | External interrupt 2 flag register |
| 35 to 7Ан |  |  | Vacancy |
| 7Вн |  |  | Vacancy |
| $7 \mathrm{C}_{\mathrm{H}}$ | (W) | ILR1 | Interrupt level setting register 1 |
| 7D | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7F |  |  | Vacancy |

Note: Do not use vacancies.

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AV cc DAVC | Vss-0.3 | Vss +7.0 | V | * |
| A/D converter reference input voltage | AVRH | Vss-0.3 | Vss +7.0 | V | AVRH must not exceed $A V$ cc + 0.3 V . |
|  | AVRL | Vss-0.3 | Vss +7.0 | V | AVRL must not exceed AVRH. |
| Program voltage | VPP | Vss-0.3 | 13.0 | V | MOD1 pin on MB89P647 |
| Input voltage | VI | Vss-0.3 | $\mathrm{V} \mathrm{cc}+0.3$ | V | P52 to P57 with a pull-up resistor and other input ports |
|  | $V_{12}$ | Vss-0.3 | Vss +7.0 | V | P52 to P57 without a pull-up resistor |
| Output voltage | Vo | Vss-0.3 | $\mathrm{V} \mathrm{cc}+0.3$ | V | P40 to P47 and P52 to P57 with a pull-up resistor and other output ports |
|  | Vo2 | Vss-0.3 | Vss + 17.0 | V | P40 to P47 without a pull-up resistor |
|  | Vо3 | Vss-0.3 | Vss +7.0 | V | P52 to P57 without a pull-up resistor |
| "L" level maximum output current | loL | - | 20 | mA |  |
| "L" level average output current | Iolav | - | 4 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total average output current | Elolav | - | 40 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | Elo | - | 100 | mA |  |
| " H " level maximum output current | Іон | - | -20 | mA |  |
| "H" level average output current | lohav | - | -4 | mA | Average value (operating current $\times$ operating rate) |
| " H " level total average output current | $\sum$ lohav | - | -20 | mA | Average value (operating current $\times$ operating rate) |
| "H" level total maximum output current | £ ${ }^{\text {lon }}$ | - | -50 | mA |  |
| Power consumption | PD | - | 500 | mW |  |

(Continued)

## MB89640 Series

(Continued)
$(\mathrm{AVss}=\mathrm{V} s \mathrm{~s}=0.0 \mathrm{~V})$

| Parameter |  | Symbol | Value |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |

*: Use DAVC and $A V$ cc and $\mathrm{V}_{\mathrm{cc}}$ set at the same voltage.
Take care so that DAVC and $A V c c$ does not exceed Vcc , such as when power is turned on.
Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 2. Recommended Operating Conditions

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AVcc DAVC | 2.2* | 6.0* | V | Normal operation assurance range* (MB89643/645/646/647) |
|  |  | 2.7* | 6.0* | V | Normal operation assurance range* (MB89P647/PV640) |
|  |  | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| A/D converter reference input voltage | AVRH | 3.0 | AV cc | V |  |
|  | AVRL | 0.0 | 2.0 | V |  |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: These values vary with the operating frequency and analog assurance range. See Figure 1, "5. A/D Converter Electrical Characteristics," and "6. D/A Converter Electrical Characteristics."

## MB89640 Series



Figure 1 Operating Voltage vs. Main Clock Operating Frequency
Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of $4 /$ Fch.
Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

## MB89640 Series

## 3. DC Characteristics

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage* ${ }^{*}$ | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & \text { P00 to P07, P10 to } \\ & \text { P17. P22. P23 } \end{aligned}$ | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | Vıнs | $\overline{\mathrm{RST}}, \mathrm{P} 30$ to P37, P50, P51, P70 to P74, P80 to P83 |  | 0.8 Vcc | - | V cc +0.3 | V |  |
|  |  | P52 to P57 |  |  |  |  |  | With pull-up resistor |
|  | VIHS2 | P52 to P57 |  | 0.8 Vcc | - | Vss +6.0 | V | Without pullup resistor |
| "L" level input voltage ${ }^{*}$ | VIL | $\begin{aligned} & \text { P00 to P07, P10 to } \\ & \text { P17, P22, P23 } \end{aligned}$ |  | Vss-0.3 | - | 0.3 Vcc | V |  |
|  | Vıls | RST, P30 to P37, P50 to P57, P70 to P74, P80 to P83 |  | Vss - 0.3 | - | 0.2 Vcc | V |  |
| Open-drain output pin application voltage | V | P40 to P47 |  | Vss - 0.3 | - | Vss+ 15.0 | V | Without pullup resistor |
|  | VD2 | P52 to P57 |  | Vss - 0.3 | - | Vss +6.0 | V | Without pullup resistor |
|  | V ${ }^{\text {3 }}$ | P60 to P67 |  | Vss-0.3 | - | V cc +0.3 | V |  |
|  |  | $\begin{aligned} & \text { P40 to P47, P52 to } \\ & \text { P57 } \end{aligned}$ |  |  |  |  |  | With pull-up resistor |
| "H" level output voltage | Vон | P00 to P07, P10 to P17, <br> P20 to P27, P30 to P37 | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | V |  |
| "L" level output voltage | Vol | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67 | $\mathrm{loL}=+1.8 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | VoL2 | $\overline{\mathrm{RST}}$ | $\mathrm{loL}=+4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leakage current (Hi-z output leakage current) | ILı | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P74, P80 to P83, MODO, MOD1 | 0.45 V < $\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pullup resistor |

(Continued)

## MB89640 Series

$\left(\mathrm{AV}_{\mathrm{cc}}=\mathrm{DAVC}=\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{ch}}=10 \mathrm{MHz}, \mathrm{F}_{\mathrm{cL}}=32.768 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P64, P70 to P74, P80 to P83, $\overline{\mathrm{RST}}$ | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $k \Omega$ | Without pullup resistor |
| Power supply current | Icc1 | Vcc | Vcc = +5.0 V <br> - Main clock operation <br> - High speed ${ }^{* 2}$ | - | 10 | 20 | mA |  |
|  |  |  |  | - | 11 | 23 | mA | MB89P647 <br> only |
|  | Icc2 |  | Vcc $=+3.0 \mathrm{~V}$ <br> - Main clock operation <br> - Low speed ${ }^{* 3}$ | - | 1.5 | 2 | mA |  |
|  |  |  |  | - | 2.5 | 5 | mA | MB89P647 <br> only |
|  | Ics1 |  | Vcc = +5.0 V <br> - Main clock sleep <br> - High speed ${ }^{2}$ | - | 3 | 7 | mA |  |
|  | Ics2 |  | $\mathrm{V}_{\mathrm{cc}}=+3.0 \mathrm{~V}$ <br> - Main clock sleep <br> - Low speed ${ }^{\text {3 }}$ | - | 1 | 1.5 | mA |  |
|  | Ics3 |  | $V_{c c}=+3.0 \mathrm{~V}$ <br> Subclock sleep | - | 25 | 50 | $\mu \mathrm{A}$ |  |
|  | Іссн |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> Subclock stop | - | - | 10 | $\mu \mathrm{A}$ |  |
|  | Icsb |  | $\mathrm{V}_{\mathrm{cc}}=+3.0 \mathrm{~V}$ Subclock operation ( 32.768 kHz ) | - | 50 | 100 | $\mu \mathrm{A}$ |  |
|  |  |  |  | - | 1 | 3 | mA | MB89P647 <br> only |
| Power supply current | Icct | Vcc | $\mathrm{V}_{\mathrm{cc}}=+3.0 \mathrm{~V}$ <br> Watch mode $(32.768 \mathrm{kHz})$ | - | - | 15 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{\mathrm{A}}$ | AVcc | - Main clock operation <br> - High speed** | - | 1 | 3 | mA |  |
| Input capacitance | Cin | Other than AV cc , AVss, Vcc, and Vss | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: Connect MOD0 and MOD1 to Vcc or Vss.
*2: High-speed operation is the operation when the system clock is set to the maximum speed by the system clock select bit at $10-\mathrm{MHz}$ clock.
*3: Low-speed operation is the operation when the system clock is set to the maximum speed by the system clock select bit at $10-\mathrm{MHz}$ clock.

## MB89640 Series

## 4. AC Characteristics

(1) Reset Timing
$\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{AVss}=\mathrm{V} s \mathrm{~s}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| $\overline{\text { RST "L" pulse width }}$ | tzZZH | - | 48 txCyL | - | ns |  |

* : txcyl is the oscillation cycle $\left(1 / \mathrm{F}_{\mathrm{CH}}\right)$ to input to the X 0 pin.

(2) Power-on Reset

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | $\mathrm{t}_{\mathrm{R}}$ | - | - | 50 | ms |  |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operation |

Note: Make sure that power supply rises within the selected oscillation stabilization time.
For example, when the main clock is operating at $10 \mathrm{MHz}\left(\mathrm{FcH}_{\text {) }}\right.$ and the oscillation stabilization time select option has been set to $2^{14} / \mathrm{F}_{\text {ch }}$, the oscillation stabilization delay time is 1.6 ms and accordingly the maximum value of power supply rising time is about 1.6 ms .
Keep in mind that abrupt changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.


## MB89640 Series

## (3) Clock Timing

$\left(\mathrm{AV} \mathrm{Vs}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fch | $\mathrm{X} 0, \mathrm{X} 1$ | - | 1 | - | 10 | MHz |  |
|  | FcL | X0A, X1A |  | - | 32.768 | - | kHz |  |
| Clock cycle time | txcyL | $\mathrm{X0}, \mathrm{X} 1$ |  | 100 | - | 1000 | ns |  |
|  | tıxCyL | X0A, X1A |  | - | 30.5 | - | $\mu \mathrm{s}$ |  |
| Input clock pulse width | $\begin{aligned} & \text { Pwh } \\ & \text { PwL } \end{aligned}$ | X0 |  | 20 | - | - | ns | External clock |
|  | Pwh Pwll | X0A |  | - | 30.5 | - | $\mu \mathrm{S}$ |  |
| Input clock rising/falling time | $\begin{aligned} & \text { tcr } \\ & \text { tcF } \end{aligned}$ | X0 |  | - | - | 10 | ns | External clock |

X0 and X1 Timing and Conditions

X0


## Main Clock Conditions



## MB89640 Series

## XOA and X1A Timing and Conditions



## Subclock Conditions


(4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum execution time) | tinst | 4/Fch system clock selection 11 | $\mu \mathrm{s}$ | tinst $=0.4 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{CH}}=$ 10 MHz |
|  |  | 8/Fch system clock selection 10 | $\mu \mathrm{s}$ | tinst $=0.8 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{cH}}=$ 10 MHz |
|  |  | 16/Fch system clock selection 01 | $\mu \mathrm{s}$ | tinst $=1.6 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{CH}}=$ 10 MHz |
|  |  | 64/Fch system clock selection 00 | $\mu \mathrm{s}$ | tinst $=6.4 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{ch}}=$ 10 MHz |

## MB89640 Series

## (5) Recommended Resonator Manufacturers

## Sample Application of Piezoelectric Resonator (FAR series)



| FAR part number (built-in capacitor type) | Frequency | Initial deviation of FAR frequency ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) | Temperature characteristic of FAR frequency ( $\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: |
| FAR-C4CB-08000-M02 | 8.00 MHz | $\pm 0.5 \%$ | $\pm 0.5 \%$ |
| FAR-C4CB-10000-M02 | 10.00 MHz | $\pm 0.5 \%$ | $\pm 0.5 \%$ |

Inquiry: FUJITSU LIMITED

## MB89640 Series

## Sample Application of Ceramic Resonator



| Resonator manufacturer* | Resonator | Frequency | $\mathbf{C 1}(\mathbf{p F})$ | $\mathbf{C 2}(\mathbf{p F})$ | $\mathbf{R ( k} \Omega)$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Kyocera Corporation | KBR-7.68MWS | 7.68 MHz | 33 | 33 | - |
|  | KBR-8.0MWS | 8.0 MHz | 33 | 33 | - |
| Murata Mfg. Co., Ltd. | CSA8.00MTZ | 8.0 MHz | 30 | 30 | - |

Inquiry: Kyocera Corporation

- AVX Corporation

North American Sales Headquarters: TEL 1-803-448-9411

- AVX Limited

European Sales Headquarters: TEL 44-1252-770000

- AVX/Kyocera H.K. Ltd.

Asian Sales Headquarters: TEL 852-363-3303
Murata Mfg. Co., Ltd.

- Murata Electronics North America, Inc.: TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233
(6) Clock Output Timing
$\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{AVss}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Cycle time | tcyc | CLK | - | 200 | - | ns | txcyı $\times 2$ at 10 MHz oscillation |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | tchCL | CLK |  | 30 | 100 | ns | Approx. tcyl/2 at 10 MHz oscillation |



## MB89640 Series

## (7) Bus Read Timing

$\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~F}_{\mathrm{ch}}=10 \mathrm{MHz}, \mathrm{AV} \mathrm{ss}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow \overline{\mathrm{RD}} \downarrow$ time | tavrl | $\overline{\mathrm{RD}}, \mathrm{A} 15$ to 08, AD7 to 0 | - | $1 / 4$ tinst $^{*}-64 \mathrm{~ns}$ | - | ns |  |
| $\overline{\mathrm{RD}}$ pulse width | trLRH | RD |  | 1/2 tinst ${ }^{*}-20 \mathrm{~ns}$ | - | ns |  |
| Valid address $\rightarrow$ read data time | tavdv | $\begin{aligned} & \text { AD7 to } 0, \\ & \text { A15 to } 08 \end{aligned}$ |  | 1/2 tinst ${ }^{*}$ | 200 | ns | No wait |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ read data time | trlov | $\overline{\mathrm{RD}}, \mathrm{AD} 7$ to 0 |  | 1/2 tinst ${ }^{*}-80 \mathrm{~ns}$ | 120 | ns | No wait |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ data hold time | trHDX | AD7 to 0, $\overline{\mathrm{RD}}$ |  | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow \mathrm{ALE} \uparrow$ time | trHLH | $\overline{\mathrm{RD}}$, ALE |  | 1/4 tinst ${ }^{*}-40 \mathrm{~ns}$ | - | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ address invalid time | trhax | $\overline{\mathrm{RD}}, \mathrm{A} 15$ to 08 |  | 1/4 tinst ${ }^{*}-40 \mathrm{~ns}$ | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ CLK $\uparrow$ time | trlch | $\overline{\mathrm{RD}}$, CLK |  | 1/4 tinst ${ }^{*}-40 \mathrm{~ns}$ | - | ns |  |
| CLK $\downarrow \rightarrow \overline{\mathrm{RD}} \uparrow$ time | tclre | $\overline{\mathrm{RD}}$, CLK |  | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ BUFC $\downarrow$ time | trlBL | $\overline{\mathrm{RD}}$, BUFC |  | -5 | - | ns |  |
| BUFC $\uparrow \rightarrow$ Valid address time | tbhav | $\begin{aligned} & \text { A15 to 08, } \\ & \text { AD7 to 0, BUFC } \end{aligned}$ |  | 5 | - | ns |  |

* : For information on tinst, see "(4) Instruction Cycle."



## MB89640 Series

## (8) Bus Write Timing

$\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~F}_{\mathrm{ch}}=10 \mathrm{MHz}, \mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{~s}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow$ ALE $\downarrow$ time | tavLL | $\begin{aligned} & \text { AD7 to } 0, \text { ALE, } \\ & \text { A15 to } 08 \end{aligned}$ | - | $1 / 4$ tinst $^{+1}-64 \mathrm{~ns}^{* 2}$ | - | ns |  |
| ALE $\downarrow \rightarrow$ address invalid time | tLlax | AD7 to 0, ALE, A15 to 08 |  | 5 | - | ns | *2 |
| Valid address $\rightarrow \overline{\mathrm{WR}} \downarrow$ time | tavwL | WR, ALE |  |  | - | ns |  |
| $\overline{\text { WR }}$ pulse width | twlwh | $\overline{\mathrm{WR}}$ |  |  | - | ns |  |
| Write data $\rightarrow \overline{\mathrm{WR}} \uparrow$ time | tovwh | AD7 to 0, $\overline{\mathrm{WR}}$ |  | $1 / 2$ tinst ${ }^{+1}-60 \mathrm{~ns}$ | - | ns |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ address invalid time | twhax | $\overline{\mathrm{WR}}, \mathrm{A} 15$ to 08 |  | $1 / 4$ tinst $^{+1}-40 \mathrm{~ns}$ | - | ns |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ data hold time | twhDx | AD7 to 0, $\overline{\mathrm{WR}}$ |  | $1 / 4$ tinst $^{1+}-40 \mathrm{~ns}$ | - | ns |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ ALE $\uparrow$ time | twHLH | WR, ALE |  | $1 / 4$ tinst $^{1}-40 \mathrm{~ns}$ | - | ns |  |
| $\overline{\mathrm{WR}} \downarrow \rightarrow$ CLK $\uparrow$ time | twLCH | $\overline{\text { WR, CLK }}$ |  | $1 / 4$ tinst $^{\text {+ }}-40 \mathrm{~ns}$ | - | ns |  |
| $\overline{\text { CLK } ~} \downarrow \rightarrow \overline{\mathrm{WR}} \uparrow$ time | tclwh | $\overline{\text { WR, CLK }}$ |  | 0 | - | ns |  |
| ALE pulse width | tLHLL | ALE |  | $1 / 4$ tinst $^{+1}-35 \mathrm{~ns}^{* 2}$ | - | ns |  |
| ALE $\downarrow \rightarrow$ CLK $\uparrow$ time | tLlch | ALE, CLK |  | $1 / 4$ tinst $^{1}-30 \mathrm{~ns}^{\text {² }}$ | - | ns |  |

*1: For information on tinst, see "(4) Instruction Cycle."
*2: These characteristics are also applicable to the bus read timing.


## MB89640 Series

## (9) Ready Input Timing

$\left(\mathrm{V} \mathrm{Cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~F}_{\mathrm{CH}}=10 \mathrm{MHz}, \mathrm{AV} \mathrm{Ss}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| RDY valid $\rightarrow$ CLK $\uparrow$ time | tyvch | RDY, CLK | - | 60 | - | ns | * |
| CLK $\uparrow \rightarrow$ RDY invalid time | tchyx | RDY, CLK |  | 0 | - | ns | * |

*:These characteristics are also applicable to the read cycle.


Note: The bus cycle is also extended in the read cycle in the same manner.

## MB89640 Series

(10) Serial I/O Timing

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK1, SCK2 | Internal shift clock mode | 2 tins** | - | $\mu \mathrm{s}$ |  |
| SCK1 $\downarrow \rightarrow$ SO1 time SCK2 $\downarrow \rightarrow$ SO2 time | tsıov | $\begin{aligned} & \text { SCK1, SO1 } \\ & \text { SCK2, SO2 } \end{aligned}$ |  | -200 | 200 | ns |  |
| $\begin{aligned} & \text { Valid SI1 } \rightarrow \text { SCK1 } \uparrow \\ & \text { Valid SI2 } \rightarrow \text { SCK2 } \uparrow \end{aligned}$ | tivs | $\begin{aligned} & \text { SI1, SCK1 } \\ & \text { SI2, SCK2 } \end{aligned}$ |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time | tshix | $\begin{aligned} & \text { SCK1, SI1 } \\ & \text { SCK2, SI2 } \end{aligned}$ |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tsHsL | SCK1, SCK2 | External shift clock mode | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tslsh | SCK1, SCK2 |  | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \text { SCK1 } \downarrow \rightarrow \text { SO1 time } \\ & \text { SCK2 } \downarrow \rightarrow \text { SO2 time } \end{aligned}$ | tstov | $\begin{aligned} & \text { SCK1, SO1 } \\ & \text { SCK2, SO2 } \end{aligned}$ |  | 0 | 200 | ns |  |
| $\begin{aligned} & \text { Valid SI1 } \rightarrow \text { SCK1 } \uparrow \\ & \text { Valid SI2 } \rightarrow \text { SCK2 } \uparrow \end{aligned}$ | tivs | $\begin{aligned} & \text { SI1, SCK1 } \\ & \text { SI2, SCK2 } \end{aligned}$ |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time | tshix | $\begin{aligned} & \text { SCK1, SI1 } \\ & \text { SCK2, SI2 } \end{aligned}$ |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."

## MB89640 Series

Internal Shift Clock Mode


## External Shift Clock Mode



## MB89640 Series

## (11) Peripheral Input Timing

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Peripheral input pulse "H" width 1 | tııн1 | PWC, EC, INT0 to INT3 | - | 2 tinst* | - | $\mu \mathrm{S}$ |  |
| Peripheral input pulse "L" width 1 | thill | PWC, EC, INTO to INT3 |  | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input pulse "H" width 2 | tıLH2 | ADST | A/D mode | 32 tinst | - | $\mu \mathrm{s}$ |  |
| Peripheral input pulse "L" width 2 | thllı2 | ADST |  | 32 tinst | - | $\mu \mathrm{s}$ |  |
| Peripheral input pulse " H " width 2 | tııн2 | ADST | Sense mode | 8 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input pulse "L" width 2 | thill2 | ADST |  | 8 tinst* | - | $\mu \mathrm{S}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."


## MB89640 Series

## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | - | 8 | bit |  |
| Total error |  |  | AVRH $=$ AVcc | - | - | $\pm 3.0$ | LSB |  |
| Linearity error |  |  |  | - | - | $\pm 1.0$ | LSB |  |
| Differential linearity error |  |  |  | - | - | $\pm 0.9$ | LSB |  |
| Zero transition voltage | Vот |  |  | -1.0 | +0.5 | +2.0 | LSB |  |
| Full-scale transition voltage | Vfst |  |  | AVRH-4.5 | AVRH-1.5 | AVRH + 1.5 | LSB |  |
| Interchannel disparity | - |  |  | - | - | 0.5 | LSB |  |
| A/D mode conversion time |  |  | - | - | 44 | - | tinst* |  |
| Sense mode conversion time |  |  |  | - | 12 | - | tinst* |  |
| Analog port input current | Iain | ANO to AN7 |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - |  |  | 0 | - | AVRH | V |  |
| Reference voltage | - | AVRH |  | 0 | - | AV ${ }_{\text {cc }}$ | V |  |
| Reference voltage supply current | Ir |  | When A/D conversion is activated AVRH $=5.0 \mathrm{~V}$ | - | 100 | - | $\mu \mathrm{A}$ |  |
|  | Irh |  | When A/D conversion is stopped AVRH $=5.0 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."

## MB89640 Series

## (1) A/D Glossary

- Resolution

Analog changes that are identifiable with the A/D converter.
When the number of bits is 8 , analog voltage can be divided into $2^{8}=256$.

- Linearity error (unit: LSB)

The deviation of the straight line connecting the zero transition point ("0000 0000" $\leftrightarrow$ "0000 0001") with the full-scale transition point ("1111 1111" $\leftrightarrow$ "1111 1110") from actual conversion characteristics

- Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)

The difference between theoretical and actual conversion values


## (2) Precautions

## - Input impedance of the analog input pins

The A/D converter used for the MB89640 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.
For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below $10 \mathrm{k} \Omega$ ).
Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about $0.1 \mu \mathrm{~F}$ for the analog input pin.

## MB89640 Series

## Analog Input Equivalent Circuit



## - Error

The smaller the | AVRH - AVRL |, the greater the error would become relatively.

## 6. D/A Converter Electrical Characteristics

$\left(\mathrm{DAVC}=\mathrm{V}_{\mathrm{cc}}=+3.5 \mathrm{~V}\right.$ to $+6.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{CH}}=10 \mathrm{MHz}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | 8 | bit |  |
| Linearity error |  | - | - | $\pm 1.0$ | LSB | DAVC $=\mathrm{Vcc}=5.0 \mathrm{~V}$ |
| Differential linearity error |  | - | - | $\pm 0.9$ | LSB |  |
| Output impedance |  | - | 20 | - | k $\Omega$ |  |
| D/A analog power supply current (for one channel) | Idina | - | 0.1 | - | mA | At no load and conversion cycle of $5 \mu \mathrm{~s}$ |
|  | Idins | - | 0.1 | - | $\mu \mathrm{A}$ | During power down |

## MB89640 Series

## EXAMPLES CHARACTERISTICS

(1) "L" Level Output Voltage (P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P60 to P67)

(3) "L" Level Output Voltage (P40 to P47)

(2) "H" Level Output Voltage (P00 to P07, P10 to P17, P20 to P27, P30 to P37)

(4) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

## (5) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)


$\mathrm{V}_{\text {Iнs: }}$ : Threshold when input voltage in hysteresis characteristics is set to " H " level VILs: Threshold when input voltage in hysteresis characteristics is set to "L" level
(6) Power Supply Current (External Clock)

(Continued)

## MB89640 Series

(Continued)

(7) Pull-up Resistance


## INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol | Meaning |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)

## MB89640 Series

(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri 8 bits, $\mathrm{i}=0$ to 7$)$ |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :--- | :--- |
| $\sim:$ | Number of instructions |
| \#: | Number of bytes |
| Operation: | Operation of an instruction |

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH immediately before the instruction is executed.
- 00 becomes 00 .
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: $\quad$ Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.

## MB89640 Series

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $(\mathrm{dir}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow(\mathrm{A})$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(A) \leftarrow d 8$ | AL | - | - | + + - - | 04 |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ (dir) | AL | - | - | + + - - | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(I X)+\text { off })\end{array}\right.$ | AL | - | - | + + - - | 06 |
| MOV A,ext | 4 | 3 | (A) $\leftarrow$ (ext) | AL | - | - | + +-- | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}\text { ( })\end{array}\right)$ | AL | - | - | + + - - | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP}))$ | AL | - | - | + + - - | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + - - | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | (dir) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $($ (EP) ) $\leftarrow \mathrm{d} 8$ | - | - | - |  | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - |  | D4 |
| MOVW @EP,A | 4 |  | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(\mathrm{A}) \leftarrow \mathrm{d} 16$ | AL | AH | dH | + | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + +-- | C5 |
| MOVW A,@IX +off | 5 | 2 | $\begin{aligned} & (\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off}), \\ & (\mathrm{AL}) \leftarrow((\mathrm{IX})+\mathrm{off}+1) \end{aligned}$ | AL | AH | dH | + | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow($ ext $),(\mathrm{AL}) \leftarrow(e x t+1)$ | AL | AH | dH | + + - - | C4 |
| MOVW A,@A | 4 | 1 | $(A H) \leftarrow((A)),(A L) \leftarrow((A))+1)$ | AL | AH | dH | + + - - | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + +-- | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 |  | $($ (A) $) \leftarrow(\mathrm{T})$ | - | - | - | ---- | 82 |
| MOVW @A,T | 4 |  | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - | ---- | 83 |
| MOVW IX,\#d16 | 3 | 3 | ( AX ) $\leftarrow \mathrm{d} 16$ | - | - | - |  | E6 |
| MOVW A,PS | 2 |  | $(\mathrm{A}) \leftarrow$ (PS) | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 |  | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - |  | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, T | 2 |  | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A,T | 3 |  | $(\mathrm{A}) \leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 |  | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | _ | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | (A) $\leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Notes: • During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)


## MB89640 Series

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(A) \leftarrow(A)+(R i)+C$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | $++++$ | 24 |
| ADDC A,dir | 3 | 2 | $(A) \leftarrow(A)+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (IX) +off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(A) \leftarrow(A)+(T)+C$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(A L) \leftarrow(A L)+(T L)+C$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(A) \leftarrow(A)-(R i)-C$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)-d 8-C$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(A) \leftarrow(A)-($ dir $)-C$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (IX) +off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(A) \leftarrow(A)-((E P))-C$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | $++++$ | 33 |
| SUBC A | 2 | 1 | $(A L) \leftarrow(T L)-(A L)-C$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + - | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | - - - - | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | - - - - | C2 |
| INCW A | 3 | 1 | $(A) \leftarrow(A)+1$ | - | - | dH | + + - - | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | $+++-$ | D8 to DF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | - - - - | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(A) \leftarrow(A)-1$ | - | - | dH | + + - - | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | - | dH | - - - - | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | ---- | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | $++\mathrm{R}-$ | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | $++\mathrm{R}-$ | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | $++\mathrm{R}-$ | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | $++++$ | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + - + | 03 |
| ROLC A | 2 | 1 | $\square \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - + | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) $-($ (EP) $)$ | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | $++\mathrm{R}-$ | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall$ (dir) | - | - | - | $++\mathrm{R}-$ | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | $++\mathrm{R}-$ | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+\mathrm{off})$ | - | - | - | $++\mathrm{R}-$ | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | $++\mathrm{R}-$ | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | $++\mathrm{R}-$ | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d8}$ | - | - | - | $++\mathrm{R}-$ | 64 |
| AND A, dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge$ (dir) | - | - | - | + + R - | 65 |

## MB89640 Series

(Continued)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(A) \leftarrow(A L) \vee(T L)$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(A) \leftarrow(A L) \vee d 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee($ dir $)$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | --- - | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZ V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $\mathrm{Z}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $Z=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) $=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | -- | 41 |  |
| POPW IX | 4 | 1 |  |  | - | - | - | ---- |
| NOP | 1 | 1 |  | - | - | - | --- | 51 |
| CLRC | 1 | 1 |  | - | - | - | $---R$ | 81 |
| SETC | 1 | 1 |  | - | - | - | $---S$ | 91 |
| CLRI |  |  | - | - | - | ---- | 80 |  |
| SETI | 1 | 1 |  | - | -- | 90 |  |  |

## MB89640 Series

INSTRUCTION MAP

| L H | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | PUSHW A | POPW ${ }_{\text {A }}$ | MOV A,ext | $\begin{gathered} \text { MOVW } \\ \text { A,PS } \end{gathered}$ | CLRI | SETI | CLRB dir: 0 | $\begin{array}{\|l\|} \hline \text { BBC } \\ \text { dir: 0,rel } \end{array}$ | INCW <br> A | DECW <br> A | JMP <br> @A | MOVW <br> A,PC |
| 1 | MULU <br> A | DIVU <br> A | JMP addr16 | CALL addr16 | $\underset{\text { IX }}{\text { PUSHW }}$ | POPW | MOV ext,A | $\begin{aligned} & \text { MOVW } \\ & \text { PS,A } \end{aligned}$ | CLRC | SETC | CLRB dir: 1 | BBC <br> dir: 1,rel | INCW SP | $\begin{array}{\|r\|} \hline \text { DECW } \\ \mathrm{SP} \end{array}$ | $\begin{aligned} & \text { MOVW } \\ & \text { SP,A } \end{aligned}$ | MOVW A,SP |
| 2 | ROLC <br> A | CMP <br> A | $\begin{array}{r} \mathrm{ADDC} \\ \mathrm{~A} \end{array}$ | SUBC <br> A | $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{~A}, \mathrm{~T} \end{aligned}$ | XOR | AND <br> A | OR <br> A | MOV <br> @A,T | MOV A,@A | CLRB dir: 2 | BBC <br> dir: 2,rel | INCW <br> IX | DECW $\mathrm{IX}$ | $\underset{\text { IX,A }}{\text { MOVW }}$ | MOVW A,IX |
| 3 | RORC <br> A | CMPW <br> A | $\mathrm{A}_{\mathrm{A}}^{\mathrm{ADDCW}}$ | SUBCW <br> A | XCHW $\mathrm{A}, \mathrm{~T}$ | XORW <br> A | ANDW A | ORW <br> A | MOVW <br> @A,T | MOVW A,@A | CLRB <br> dir: 3 | BBC <br> dir: 3,rel | INCW EP | $\begin{array}{\|} \text { DECW } \\ \text { EP } \end{array}$ | MOVW EP,A | MOVW A,EP |
| 4 | MOV A,\#d8 | CMP <br> A,\#d8 | $\begin{array}{r} \text { ADDC } \\ \text { A,\#d8 } \end{array}$ | SUBC <br> A,\#d8 |  | XOR <br> A,\#d8 | AND A,\#d8 | OR A,\#d8 | DAA | DAS | CLRB dir: 4 | $\left\|\begin{array}{l} \mathrm{BBC} \\ \operatorname{dir}: 4, \mathrm{rel} \end{array}\right\|$ | MOVW <br> A,ext | MOVW ext,A | MOVW <br> A,\#d16 | XCHW <br> A,PC |
| 5 | MOV A,dir | CMP <br> A,dir | ADDC A,dir | SUBC <br> A,dir | MOV <br> dir,A | XOR <br> A,dir | AND A,dir | OR <br> A,dir | MOV dir,\#d8 | CMP <br> dir,\#d8 | CLRB dir: 5 | $\left\|\begin{array}{l} \mathrm{BBC} \\ \operatorname{dir}: 5, \mathrm{rel} \end{array}\right\|$ | MOVW A,dir | MOVW dir,A | MOVW SP,\#d16 | XCHW <br> A,SP |
| 6 | MOV A,@IX +d | $\begin{array}{\|l\|} \hline \text { CMP } \\ \text { A,@\|X +d } \end{array}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A,@\|X +d } \end{aligned}$ | SUBC <br> A,@IX +d | $\begin{aligned} & \text { MOV@IX } \\ & +\mathrm{d}, \mathrm{~A} \end{aligned}$ | XOR <br> A,@IX+d | AND <br> A,@IX+d | $\begin{aligned} & \text { OR } \\ & \text { A,@IX +d } \end{aligned}$ | MOV @IX +d,\#d8 | CMP <br> @IX +d,\#d8 | CLRB <br> dir: 6 | $\left\|\begin{array}{l} \text { BBC } \\ \text { dir: 6,rel } \end{array}\right\|$ | MOVW <br> A,@IX+d | MOVW <br> @IX +d,A | MOVW <br> IX,\#d16 | $\begin{array}{\|} \text { XCHW } \\ \text { A,IX } \end{array}$ |
| 7 | MOV A,@EP | CMP <br> A,@EP | $\begin{aligned} & \text { ADDC } \\ & \text { A,@EP } \end{aligned}$ | SUBC <br> A,@EP | MOV @EP,A | XOR A,@EP | AND A,@EP | OR <br> A,@EP | MOV @EP,\#d8 | CMP <br> @EP,\#d8 | CLRB <br> dir: 7 | $\left\lvert\, \begin{array}{l\|} \text { BBC } \\ \text { dir: 7,rel } \end{array}\right.$ | MOVW <br> A,@EP | MOVW @EP,A | MOVW <br> EP,\#d16 | XCHW <br> A,EP |
| 8 | MOV A,R0 | CMP A,R0 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R0 } \end{aligned}$ | SUBC <br> A,R0 | $\begin{aligned} & \text { MOV } \\ & \text { R0,A } \end{aligned}$ | XOR <br> A,R0 | AND A,R0 | $\begin{aligned} & \text { OR } \\ & \text { A,RO } \end{aligned}$ | MOV R0,\#d8 | CMP <br> R0,\#d8 | SETB <br> dir: 0 | BBS <br> dir: 0,rel | INC <br> R0 | DEC <br> R0 | CALLV <br> \#0 | BNC <br> rel |
| 9 | MOV A,R1 | CMP <br> A,R1 | ADDC <br> A,R1 | $\begin{array}{\|r\|} \hline \text { SUBC } \\ \text { A,R1 } \end{array}$ | MOV <br> R1,A | XOR <br> A,R1 | AND A,R1 | OR A,R1 | MOV R1,\#d8 | CMP <br> R1,\#d8 | SETB <br> dir: 1 | BBS <br> dir: 1,rel | $\left\|\begin{array}{ll} \text { INC } & \\ & \text { R1 } \end{array}\right\|$ | $\text { DEC } \quad \text { R1 }$ | CALLV <br> \#1 | $\left\|\begin{array}{ll} B C & \\ & \text { rel } \end{array}\right\|$ |
| A | MOV A,R2 | CMP A,R2 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R2 } \end{aligned}$ | SUBC A,R2 | MOV R2,A | $\begin{array}{\|} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 2 \end{array}$ | AND A,R2 | $\begin{aligned} & \text { OR } \\ & \text { A,R2 } \end{aligned}$ | MOV R2,\#d8 | CMP R2,\#d8 | SETB dir: 2 | $\begin{aligned} & \text { BBS } \\ & \text { dir: } 2, \text { rel } \end{aligned}$ | $\left\lvert\, \begin{array}{ll} \text { INC } & \\ & \text { R2 } \end{array}\right.$ | DEC <br> R2 | CALLV \#2 | $\left\|\begin{array}{ll} B P & \\ & \text { rel } \end{array}\right\|$ |
| B | MOV A,R3 | CMP <br> A,R3 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R3 } \end{aligned}$ | $\begin{array}{\|r\|} \hline \text { SUBC } \\ \text { A,R3 } \end{array}$ | $\begin{aligned} & \text { MOV } \\ & \text { R3,A } \end{aligned}$ | XOR <br> A,R3 | AND A,R3 | $\begin{aligned} & \mathrm{OR} \\ & \mathrm{~A}, \mathrm{R} 3 \end{aligned}$ | MOV R3,\#d8 | CMP <br> R3,\#d8 | SETB <br> dir: 3 | BBS <br> dir: 3,rel | INC <br> R3 | $\text { DEC } \quad \text { R3 }$ | CALLV <br> \#3 | BN rel |
| C | MOV A,R4 | CMP <br> A,R4 | $\begin{aligned} & \mathrm{ADDC} \\ & \mathrm{~A}, \mathrm{R} 4 \end{aligned}$ | SUBC A,R4 | $\begin{aligned} & \text { MOV } \\ & \text { R4,A } \end{aligned}$ | XOR <br> A,R4 | AND A,R4 | $\begin{aligned} & \text { OR } \\ & \quad \text { A,R4 } \end{aligned}$ | MOV R4,\#d8 | CMP <br> R4,\#d8 | SETB <br> dir: 4 | BBS <br> dir: 4,rel | INC <br> R4 | $\text { DEC } \quad \text { R4 }$ | CALLV \#4 | BNZ <br> rel |
| D | MOV A,R5 | CMP <br> A,R5 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R5 } \end{aligned}$ | SUBC <br> A,R5 | $\begin{aligned} & \text { MOV } \\ & \text { R5,A } \end{aligned}$ | XOR <br> A,R5 | AND A,R5 | $\mathrm{OR}_{\mathrm{A}, \mathrm{R} 5}$ | MOV R5,\#d8 | CMP <br> R5,\#d8 | SETB <br> dir: 5 | BBS <br> dir: 5,rel |  | DEC <br> R5 | CALLV \#5 | $\left\|\begin{array}{ll} \text { BZ } & \\ & \text { rel } \end{array}\right\|$ |
| E | MOV A,R6 | CMP A,R6 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R6 } \end{aligned}$ | SUBC <br> A,R6 | MOV <br> R6,A | $\begin{array}{\|r\|} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 6 \end{array}$ | AND A,R6 | $\mathrm{OR}_{\mathrm{A}, \mathrm{R} 6}$ | MOV R6,\#d8 | CMP <br> R6,\#d8 | SETB <br> dir: 6 | BBS <br> dir: 6,rel | R6 | $\text { DEC } \quad \text { R6 }$ | CALLV \#6 | BGE <br> rel |
| F | MOV A,R7 | CMP A,R7 | $\begin{gathered} \text { ADDC } \\ \text { A,R7 } \end{gathered}$ | SUBC <br> A,R7 | MOV <br> R7,A | XOR <br> A,R7 | AND A,R7 | OR A,R7 | MOV <br> R7,\#d8 | CMP <br> R7,\#d8 | SETB <br> dir: 7 | BBS <br> dir: 7,rel | INC <br> R7 | DEC <br> R7 | CALLV | BLT <br> rel |

## MASK OPTIONS

| No. | MB89643 <br> MB89645 <br> MB89646 <br> MB89647 | MB89P647 | MB89PV640 |
| :---: | :---: | :---: | :---: | :---: |

## - ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB89647PFM |  |  |
| MB89646PFM | 80-pin Plastic QFP |  |
| MB89645PFM | (FPT-80P-M11) |  |
| MB89643PFM |  |  |
| MB89P647PFM | 80-pin Plastic QFP |  |
| MB89647PF | (FPT-80P-M06) |  |
| MB89645PF |  |  |
| MB88643PF | 80-pin Ceramic MQFP |  |
| MB898PF | MQP-80C-P01) |  |

## MB89640 Series

## PACKAGE DIMENSIONS

## 80-pin Plastic QFP <br> (FPT-80P-M11)


© 1994 FUUITSU LIMITED F80016S-1C-2

## MB89640 Series


© 1994 FUJITSU LIMITED F80010S-3C-2
Dimensions in mm (inches)

## MB89640 Series



## MB89640 Series

## FUJITSU LIMITED

## For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka, Nakahara-ku, Kawasaki-shi,
Kanagawa 211-8588, Japan
Tel: +81-44-754-3763
Fax: +81-44-754-3329
http://www.fujitsu.co.jp/
North and South America
FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag, Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122
http://www.fujitsu-fme.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LTD. \#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220
http://www.fmap.com.sg/

## Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F0005
© FUJITSU LIMITED Printed in Japan

